Abstract-This paper proposes the adoption of the inherent emitter stray inductance L eE in high-power insulated gate bipolar transistor modules as a new dynamic thermosensitive electrical parameter (d-TSEP). Furthermore, a family of 14 derived dynamic TSEP candidates has been extracted and classified in voltage-based, time-based and charge-based TSEPs. Accordingly, the perspectives and the implementation challenges of the proposed method are discussed and summarized. Finally, high-power test platforms are designed and adopted to experimentally verify the theoretical analysis.
I. INTRODUCTION
T HE fast-growing pace of high-power conversion systems keep developing high-power insulated gate bipolar transistors (IGBTs) [1] , [2] . Thermal performance is currently regarded as one of the most important specifications in high-power modules, since both the short-term characteristics [3] and longterm ones are temperature-dependent [4] , [5] . In terms of the maximum operating junction temperature T j , the commerciallyavailable silicon-based power devices are rated up to 175°C and the expected operation T j in wide-band-gap devices can reach 300°C [6] . Hence, the knowledge of T j has a crucial effect on the safe operation area of IGBTs. So far, many practical methods have been proposed [7] - [10] . Generally, the widely studied T j estimation methods in practical applications can be classified into three groups: 1) Sensor-based methods, 2) model-based methods, and 3) thermo-sensitive electrical parameter (TSEP)-based methods. Regarding in sensor-based methods, simple temperaturedependent components are soldered on direct bond copper substrate as close as possible to the active areas of the module, i.e., the IGBT dies. Nevertheless, the distances of the formers from the latter ones together with the considerable response delays typically lead to a great estimation error. In order to get a faster estimation of T j , many efforts have been done very recently on model-based methods [11] - [14] . In such methods, T j estimation can be achieved as the response of an equivalent thermal RC network to power losses. As a result, the accuracy is strongly dependent on the measurement accuracy of instantaneous power losses and the correct identification of the thermal RC network. However, the thermal RC network is nonlinear at high temperatures and, on top of it, it is also strongly dependent on aging effects [15] - [17] . Hence, the needed real-time calculations and corrections make model-based methods very complex and time-consuming. Finally, TSEP-based methods estimate T j from the variation of physical temperature-dependent electrical parameters which are closely dependent on it. These methods are very promising as they could provide a very fast and cheap estimation of the junction temperature together with great accuracy, but still they require a nonnegligible calibration process and computation time at runtime.
In view of the characteristics of fast response (within 100 µs), high accuracy, and low cost, a large numbers of TSEPbased methods have been proposed and applied to MOSFETs, IGBTs, IGCTs, and Wide-Band-Gap devices over past five years [18] - [20] . Considering the operating status of power devices, the optional TSEP candidates can be classified into the static TSEPs and dynamic TSEPs (d-TSEPs) [21] - [23] . Since the number of d-TSEPs is larger than that of static TSEPs, more and more d-TSEP methods are being developed for T j estimation recently [21] , [24] - [26] . Practically, according to the magnitude of electrical parameters, TSEPs can be divided further into gaterelated TSEPs and collector-related TSEPs, as depicted in Fig. 1 .
Since the electrical parameters in the gate loop are lowvoltage quantities, the gate-related TSEPs can be sampled by low-voltage sampling circuits directly. Some key published gate-related TSEPs are based on: Peak gate current [8] , integration of gate current [20] , threshold voltage v th [27] , and Miller plateau width [28] . On the other hand, plenty of collector-related TSEPs can be identified, e.g.,: di c /dt, dv ce /dt, maximum turnoff voltage peak V peak , maximum turn-on current peak I peak , etc. Of course, once the collector-related quantities can be measured at a low cost, a lot of new and practical TSEPs candidates can be extracted. However, the sampling circuit should be designed to withstand high voltages and/or large currents during converter operations, making the adoption of such a method not convenient or even not feasible at all.
To overcome the above shortcomings, a new approach for extracting collector-related dynamic TSEPs is proposed in this work. Taking into account the specifications of high-power IGBT module packages, the internal parasitic inductance L eE between the power emitter and Kelvin emitter can be profitably used as an intermediary for the conversion from several hundreds of amperes to tens of volts. A lot of collector-related d-TSEPs can be extracted through the induced voltage v eE across L eE . Moreover, a number of new measurable electrical parameters are proven to be possibly adopted as d-TSEPs. Finally, it is worth to point out that all the v eE -based d-TSEPs obtained through the presented method can have a unified evaluation system, which facilitates designers to select the proper d-TSEP candidate for a given application.
II. PROPOSED METHOD

A. High-Power IGBT Module With Parasitic Parameters
The typical high-power IGBT modules and related circuit diagrams are illustrated in Fig. 2 , which have been taken from Infineon's portfolio [29] . The depicted high-power multichip IGBT modules are characterized by a common gate terminal for the parallel-connected chips. From the electrical point of view, the high-power IGBT module can be considered as a five-port module, which consists of power collector C (C = C 1 , C 2 , and C 3 connected together), power emitter E (E = E 1 , E 2 , and E 3 connected together), auxiliary collector terminal c, Kelvin emitter e, and gate terminal g. Its equivalent circuit considering the parasitic inductances is depicted in Fig. 3 , together with a modern IGBT gate driver [30] . It is worth noting that the inductance L eE can be regarded as a relatively constant for a given part number, and its value can also be extracted during the calibration process.
B. Switching Behavior and Related v eE
During the switching transitions, an induced voltage v eE is generated. This induced voltage v eE consists of v ek related to di ge /dt and v kE related to di c /dt, as shown in Fig. 3 . Moreover, in power IGBTs, gate current i ge is far negligible in respect to the collector current i c . To better understand the relationship between the hard-switching waveforms and corresponding induced voltage v eE under inductive load, the typical IGBT switching transitions have been reported in Fig. 4 , which can be divided into four states: on-state, turn-off transition, off-state, and turn-on transition. Referring to Fig. 4 , at the beginning of turn-off transition, the rapid decline of v ge causes a negative i g variation from the gate capacitors C gc and C ge . This variation leads to a positive-going v ek across L ek between t 0 and t 1 . For the time period from t 0 to t 1 , the collector current i c can be regarded as constant because the turn-off v ge is still higher than the threshold voltage v th . Therefore, the inductance L ek can be extracted by the voltage spike during Δt 1 . Between t 1 and t 2 the Miller plateau takes place. Moreover, with a low di ge /dt and constant collector current i c , the value of v eE from t 1 to t 3 is approximately zero. Then, at t 3 , the load current begins to fall after v ge reaches v th , and the maximum turn-off di c /dt can be detected by the negative peak v eE (t 4 ), whose area is S(t 4 ). The turn-off process is over at t 5 . The rapidly falling i c is reflected by a synchronous jump of v eE . After t 3 , the induced v eE is mainly caused by the collector current variation di c /dt. Hence, the inductance L kE can be calculated by the second v eE peak value at t 4 .
The turn-on transition takes place at t 6 . Then, when the gate voltage v ge begins to rise, an induced voltage v eK occurs across L ek , which is mainly due to the rapid gate current i ge variation. Once again, v kE is zero as i c does not vary, so v eE has the same behavior. With respect to the time period from t 6 to t 8 , the collector current i c is zero because the gate voltage v ge is lower than the threshold voltage v th . Moreover, with a low di ge /dt and zero i c , the value of v eE from t 7 to t 8 is approximately zero. Then, the collector current i c begins to rise after v ge reaches v th . This rapidly rising i c is reflected by a synchronous jump of v eE . There, the i c contains the dynamic characteristics of both diode and IGBT. As a result, the induced v eE during turn-on transition also contains information about the commutated diode. After t 8 , the induced v eE is mainly caused by the collector current variation di c /dt. At t 9 , the turnon collector current slope reaches the maximum value, which can be reflected by the peak value v eE (t 9 ). At t 10 , the collector current equals to the load current, and the forward current though commutation diode is decreased to zero and the reverse recovery process begins. When the turn-on i c reaches its peak value I peak , the induced v eE comes to the zero-crossing point at t 11 . Then, the negative v eE can reach the negative peak value v eE (t 12 ), which can be used for the maximum reverse recovery current slope extraction. From t 10 to t 13 , the collector current i c consists of reverse recovery current i d and the load inductor current I L . Therefore, the corresponding induced v eE from t 10 to t 13 is affected by the diode characteristics. Accordingly, the enclosed area S(t 9 ) is caused by the rapid di c /dt before reaching I peak , and the decreasing collector current after I peak induces the negative area S(t 10 ) on the v eE waveform. In summary, the induced v eE during the whole switching period is given by (1) .
From Fig. 4 and (1), it can be concluded that the effects of the gate current transitions on v eE take place at different time intervals with respect to the effects from the collector current, therefore, these latter ones can be separated from the former ones and easily determined
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Nevertheless, the former ones can be also profitably used as a timing reference for the latter ones as will be clarified in the next section. Moreover, with the internal parasitic inductance L kE in a role of intermediary, the low and measurable voltage signal v eE can be straightforwardly converted to the electrical parameter di c /dt. Last but not least, since the temperature T j has impact on di c /dt in several manners, including diode junction temperature T jD at turn-on, the induced v eE can be exploited to extract an equal number of d-TSEP methods once the relation between v eE and T j and T jD has been identified and the related parameters have been calibrated.
III. COLLECTOR-SIDE DYNAMIC TSEPS
According to the waveforms of Fig. 4 , the collector-side dTSEPs extracted by means of v eE can be classified into three categories, namely: Time-based, voltage-based and chargebased d-TSEPs. Besides, the definitions for electrical parameters are adopted from the standard IEC 60747-9: Semiconductor devices [31].
A. Time-Based d-TSEPs
The time-based TSEPs are distributed on the horizontal axis of Fig. 4 , and are measured in ns/°C. The duration of a given v eE pulse is a function of T j through a given time-based TSEP. To measure such duration, an analog comparator should be used with an appropriate threshold voltage, together with a time counter. Fig. 4 . The relationship between T j and t doff based on the physical mechanisms has been enunciated and discussed in [23] . 2) Current fall time t if : The current fall time t if is usually defined as the falling time of i c from 90% I L to 10% I L . In practice, due to different semiconductor techniques, the 10% I L limitation for current fall time can be reset according to the practical tail current. In [32] , the instantaneous collector current has been extracted by a sophisticated and isolated PCB Rogowski coil. Compared with this solution, t if can be conveniently extracted with the proposed method as the length of the negative pulse of v eE , i.e., Δt 4 . This latter duration and corresponding t if can be determined by setting a threshold voltage in an analog comparator. 3) Turn-off time t off : The turn-off time t off is defined as the sum of the turn-off delay time t doff and the fall time t if , without including the tail current part. The duration of t off can be obtained by the sum of (Δt 1 + Δt 2 + Δt 3 + Δt 4 ). As method (1), a significantly longer time has to be measured in respect to method (2), which is highly beneficial from the measurement accuracy standpoint. 4) Turn-on delay time t don : The turn-on delay time t don is defined as the duration from the beginning of the v ge transient t 6 to the beginning of the collector current increase t 8 . In the v eE waveform, the starting point of t don can be determined as the beginning of the negative peak at t 6 , and its ending point can be approximately obtained as the positive voltage jump at t 8 . Hence, the duration t don can be extracted by the sum of (Δt 5 + Δt 6 ). 5) Voltage fall-time t vf : The collector voltage fall time t vf is defined as the time interval where the collector voltage v ce falls from 90% to 10% of the bus voltage V dc . Therefore, t vf can be extracted as (Δt 7 + Δt 8 ). 6) Turn-on time t on : The total turn-on time t on can be obtained from the sum of turn-on delay time t don and current rise time t ir , i.e., from t 6 to t 10 . However, the time t 10 cannot be extracted by v eE directly. For this reason, time t 11 must be detected in place of it (Δt 5 + Δt 6 + Δt 7 ), which also includes the reverse recovery time of the diode, which is temperature-dependent too. Therefore, in this method the diode T j should also be determined first. Nevertheless, it is worth to point out that, in the likely approximation that IGBT's and diode's junction temperatures are related to each other, this method can be successfully adopted.
B. v eE Voltage-Based d-TSEPs
In Fig. 4 , the v eE voltage-based d-TSEPs are distributed on the v eE vertical axis, and are measured in mV/°C. Accordingly, the v eE voltage-based TSEPs can be measured by means of low-voltage peak detectors [8] .
1) Maximum turn-off di c /dt: The negative v eE peak occurring at t 4 is proportional to the maximum di c /dt at turn-off. Therefore, to the extent that such a quantity appreciably depends on T j , following can be adopted
2) Maximum turn-on di c /dt: Similarly to method (7), the maximum turn-on changing rate of di c /dt induces a positive voltage drop on L kE . Hence, it can be calculated by the peak v eE at t 9 , which is given by
3) Maximum turn-off reverse recovery di d /dt [35] : The negative peak voltage of v eE at t 12 is related to the diode maximum turn-off slope di d /dt. Besides, the maximum turn-off di d /dt during the reverse recovery period is studied and developed as a TSEP candidate for T j extraction of p-i-n diodes [33] . Since the load current I L can be assumed to be constant in good approximation, the relationship between the induced v eE and di d /dt from t 11 to t 13 is given by
It is worth noting that the changing rate di c /dt is related to the IGBT characteristics. Therefore, the knowledge of the IGBT T j is a prerequisite for the diode T j extraction. 
C. Charge-Based d-TSEPs
The charge-based d-TSEPs are combined parameters related to both vertical and horizontal information about v eE . By means of an integrator, the enclosed area of v eE waveforms such as S(t 4 ), S(t 9 ) and S(t 10 ) can be used for the extraction of several TSEP candidates.
1) IGBT forward storage charge Q rrI : During turn-off transition, I L can be considered as a constant and the extraction of Δt 4 can be used for the integration limits. The instantaneous collector current i c can be estimated as the integration of v eE and the initial condition I L [34] .
In Fig. 5 , the estimated instantaneous i c from (5) during turnoff transition is reported together with the experimental waveforms of an IGBT. In case of fixed T j , the swept-out charge Q rrI [35] during turn-off transition is related to both I L and length of Δt 4 and can be obtained as
During the switching transition, the load current I L can be treated as constant, so the calculated Q rrI is proportional to the extracted Δt 4 . Finally, the combination of the derivative effect of the stray inductance L kE and the integrator gives an accurate estimation of the collector current variation Δi c in the considered interval.
2) and 3) Diode recovery storage fall charge Q rrD [35] and maximum reverse recovery current I rrm : In [36] , the extracted charge during the reverse recovery falling phase of high-voltage p-i-n diodes has been developed as a dynamic TSEP for diode T j extraction.
In Fig. 6 , the experimental instantaneous turn-on i c and the related v eE at V dc = 1600 V, I L = 500 A are depicted (IGBT T j = T jD = 25
• C). Correspondingly, the duration Δt 8 is around 385 ns and the parasitic L eK is around 6 nH.
According to that approach, the enclosed area S(t 10 ) and recovery storage fall time Δt 8 (t 11 ∼ t 13 ) can be used for Q rrD calculation. Hence, the Q rrD extraction principle during diode turn-off transition is derived from
Compared with the measured charge Q rrD 73.2 µC, the calculated Q rrD by (7) is around 70.2 µC. Therefore, the extracted Q rrD can be predicted by using the negative area S(t 10 ), and the related Δt 8 at given L kE . More importantly, the peak value of reverse recovery current I rrm can also be obtained by S(t 10 ) and L kE .
D. Other Electrical Parameters Extracted by v eE
1) Turn-on peak collector current I peak : The peak current I peak at turn-on can also be extracted in the presented approach. Referring to Fig. 6 , since i c after t 10 consists of the reverse recovery current i d and the load current I L , the peak current I peak is the sum of I L , and I rrm : I peak = I L + I rrm . The turn-on I peak and I rrm can be estimated as
(8) Theoretically, through a combination of (7) and (8), the load current I L during the switching transition can be estimated by subtracting S(t 10 ) from S(t 9 ).
2) Turn-off peak collector voltage V peak [37] : The turn-off peak collector voltage V peak cannot be extracted by v eE directly without V dc knowledge. The typical half-bridge circuit with inductive load considering parasitic inductors is depicted in Fig. 7 . The sum of the stray inductances L s1 , 
Since di c /dt on the parasitic inductances is the same The overshoot Δv eE during Δt 4 can be expressed as
Since the value of L loop and L kE can be determined in advance, the turn-off peak voltage V peak can be obtained as
Based on the foregoing analysis, 14 measurable dynamic TSEPs are summarized in Table I and classified according to the above categories. Remarkably, the diode related TSEPs are related to the commutation IGBT characteristics. In terms of the calibration procedure, once the commutation IGBT temperature and related electrical parameters are measured, the corresponding diode T j can be derived from the multidimensional database. 
IV. EXPERIMENTAL VALIDATION AND PERFORMANCE COMPARISON
In order to validate the effectiveness of the discussed dynamic v eE -based TSEP candidates, a high-power double pulse test platform was used, whose picture is reported in Fig. 8(a) , and whose specifications are detailed in [38] . The devices under test (DUT) and the related specification of IGBT and gate driver are listed in Table II . Typical double pulse test waveforms obtained from the experimental setup are reported in Fig. 8(b) , whose shapes have been comprehensively discussed in the previous sections (see Fig. 4 ). The relations among d-TSEPs, parasitic parameters and working conditions can be determined by these calibration tests [39] . For higher accuracy of TSEP-based methods during operation, the parasitic parameter L eE can be monitored to make sure it remains approximately constant during measurements. In the following paragraphs the experimental verification and performance comparison is presented separately for time-, v eE voltage-and charge-based d-TSEPs.
A. Time-Based d-TSEPs
In Fig. 9 , the experimental results concerning the six different time-based TSEPs are plotted. Even though a look-up table can be used in the presented methods, it is worth to point out that the achieved linearity is quite evident. However, the sensitivity of such methods widely varies from one to another. In Table III , the sensitivity comparison among the six time-based TSEPs is reported. From the experimental results in Fig. 9(b) , it can be seen that t if based-TSEP was impractical due to too low sensitivity. In fact, because of the current tail during turnoff transitions, the current derivative becomes very small, hence the related induced v eE is not easily detectable. Regarding t doffand t off -based TSEPs, both linearity and sensitivity are high. Besides, the sensitivity under high current conditions is a bit lower than that at low current. However, their sensitivity is strongly influenced by the junction temperature at fixed bus voltage. For example, in high temperature region such as 125°C, the sensitivity is higher than that in low temperature region. On the other hand, t don -based TSEP is characterized by fixed sensitivity in a wide T j range. Concerning t vf -and t on -based methods, both of them have high linearity but lower sensitivity. It is worth noting that t vf and t on -based TSEP methods are also characterized by the approximate fixed sensitivity, like t don -based TSEP. The medium and approximate fixed sensitivity make t don , t vf , and t on -based TSEP methods practical and easy to implement.
B. Experimental Results and Performance Comparison of v eE Voltage-Based d-TSEPs
There are three voltage-based TSEPs: 1) The v eE peak value induced by the maximum turn-off di c /dt, 2) the maximum turn-on di c /dt, and 3) the negative peak voltage during turn-on transition. In particular, the latter one is related to the maximum reverse recovery current of the diode, which can be usefully adopted for the diode T j estimation. In Fig. 10(a) and (b) , the induced v eE waveforms at different IGBT junction temperatures are illustrated for the following conditions: V dc = 1800 V and I L = 700 A. The diode temperature is purposely kept at T j = 25
• C, to make measurements independent from it. In Fig. 10(a) , the negative peak amplitude of v eE shows a negative dependence on IGBT T j . The induced negative peak v eE is increasing from −6.2 V at 25°C to −4.9 V at 125°C, whose sensitivity is +13 mV/
• C. A basic explanation is that the carrier lifetime increases with temperature, therefore, the switching speed becomes lower at increasing T j . The turn-on v eE waveforms at different temperatures are depicted in Fig. 10(b) . The positive peak v eE also shows a negative trend. The induced peak value of v eE is decreasing from 8 V at 25°C to 5.5 V at 125°C. The calculated sensitivity is −25 mV/°C.
In voltage source converters, the reverse recovery current di d /dt is related to the switching speed of the IGBT, hence the IGBT junction temperature has been kept at T j = 25
• C. Fig. 11(a) shows the turn-on v eE waveforms at different diode junction temperatures ranging from 50°C to 125°C, for the same 
working conditions as before: V dc = 1800 V, I L = 700 A. Accordingly, the temperature sensitivity is around +68 mV/°C. Because of the fixed IGBT T j , the positive peak values of v eE are the same, as they are related to the maximum turn-on di c /dt of IGBT, as discussed before. The negative peak value of v eE decreases with diode T j . In Fig. 11(b) , the turn-on v eE waveforms at different load currents under the working conditions of V dc = 1800 V, diode T j = 125
• C and IGBT T j = 25
• C have been reported. At increasing load currents, the negative peak amplitude decreases from 11.7 V to 8.9 V.
In Table IV , the sensitivity comparisons among the v eE -based d-TSEPs under V dc = 1800 V and I L = 700 A are listed. For the v eE -based approach, the sensitivity ratio of the peak value is several tens of millivolts per degree (mV/°C). Moreover, the maximum turn-off di c /dt and di d /dt exhibit positive sensitivity coefficient, while the maximum turn-on di c /dt shows the negative sensitivity coefficient. The effects of positive and negative sensitivity should be taken into account in the peak value detector design.
In [33] , the dependence between diode T j and the maximum recovery di d /dt under different working conditions is analyzed in detail. An experimental mesh plot of the induced negative peak v eE versus diode T j and I L at two bus voltages, namely V dc = 1600 V and V dc = 1200 V is shown in Fig. 12(a) . It is worth to make a comparison of the presented method and the well-established method of forward voltage drop at high current V F [40] . The comparison between V F -based method and negative peak v eE -based method on the same device is demonstrated in Fig. 12(b) . On the one hand, the maximum sensitivity of negative peak v eE -based method is about 40 times higher than the value of V F -based TSEP. Furthermore, the proposed method exhibits positive temperature coefficient, which is more convenient from the physical implementation point of view. On the other hand, V F -based TSEP is independent of V dc .
C. Charge-Based d-TSEPs
The turn-off induced v eE waveforms at different T j ranging from 25°C to 125°C at V dc = 1800 V and I L = 700 A are depicted in Fig. 13(a) . For the sake of clarity, though, they have not been superimposed. The swept-out charge during turn-off transition has been calculated with (5) and plotted together with a fitting curve in Fig. 13(b) . At 25°C, the charge is about 95 µC. As the junction temperature increases to 125°C, the charge decreases to 75 µC. Hence, the sensitivity for IGBT Q rrI in Fig. 13(b) is around −0.2 µC/ • C. According to theory of semiconductor physics, the stored charge increases with T j due to the increase in carrier lifetime [41] . However, because the switching speed becomes slower at increasing T j , more stored charge recombines in the base region, ending up in a reduction in the swept-out charge.
Regarding the diode related Q rrD , the relations among the extracted charge during the reverse recovery falling, bus voltage, load current and junction temperature have been discussed and experimentally verified in [36] . For the same module Fuji-1MBI800UG-330, the maximum sensitivity for diode related Q rrD is around −0.17 µC/
• C at V dc = 1600 V, I L = 500 A. As a result, the sensitivity ratio of charge-based d-TSEPs is a few tenths of microcoulomb per degree (µC/°C) with the negative sensitivity coefficient.
V. CHALLENGES AND PERSPECTIVES OF PROPOSED METHODS
Since the switching characteristics depend on gate driver parameters, the proposed dynamic TSEPs are affected by the gate resistance. The experimental comparison between two different gate resistance combinations (1) R on = 2.4 Ω/R off = 3.75 Ω and 2) R on = 6.8 Ω/R off = 6.8 Ω) at V dc = 1600 V, I L = 500 A, and T j = 25
• C are shown in Fig. 14(a) and (b) . Because of the increased gate resistance, both the turn-on and turn-off switching speeds get lower. Hence, the maximum turnoff di c /dt of combination 2 is lower than that of combination 1, as depicted in Fig. 14(a) . At the same time, the turn-off time at higher gate resistance t off1 is longer than t off2 . On the contrary, the current fall time at higher gate resistance is shorter than that of lower gate resistance. In Fig. 14(b) , the turn-on v eE waveform comparison is depicted. Due to the slow switching speed, the voltage-oriented TSEPs tend to lower the values. Besides, time-oriented TSEPs become larger at larger gate resistances. Generally speaking, the selection of gate resistance has an impact on the dynamic TSEPs. Since the power module and external circuit parameters are usually fixed after the hardware design, the gate driver parameters can be treated as fixed values for the assembled converters. As a consequence, the calibration process can be carried out after the determined circuit parameters.
In terms of generality, it is worth to point out that gate-related dynamic TSEPs only apply to active power devices. Compared with the proposed v eE -based dynamic TSEP methods, they are not applicable to diodes. Indeed, there is no universal solution for particular IGBT modules. Since the operation T j vary with working conditions, the most suitable TSEP method should be selected from the aforementioned TSEPs with different properties. Compared with the static TSEPs and published dynamic TSEPs without v eE -based approaches, v eE -based approach provides a unified evaluation system for various types of dynamic TSEPs. According to the classification of v eE -based approach, the appropriate TSEP candidate can be reasonably selected for a given module.
VI. CASE STUDY FOR ON-LINE T j ESTIMATION
A. Measurement Circuit for t doff
In this section, t doff -based TSEP method is taken as a case study for the on-line T j variation investigation. The block diagram of the t doff measurement circuit and related circuit appearance are shown in Fig. 15 . The proposed t doff measurement circuit is mainly composed of operational amplifiers (AM, TL072BCD), high-speed comparators (CM, LM393), inverting Schmitt triggers (INV, 74HC14D), latch unit (SN74HCT573AD) and exclusive-or gate (CD4070B). Besides, the supply voltages for operational amplifies are ±12 V, and +5 V for the comparators and logic circuits.
The key waveforms for the t doff start point S p capture are depicted in Fig. 16(a) . First, S p pulse is generated from the turn-off gate voltage v ge [42] . By means of the resistor voltage divider, one-third v ge is fed to the comparator CM1 through the voltage follower AM1. Notably, to dampen oscillations at the beginning of turn-off related to the fast voltage transient, a filter capacitor C 1 (18 pF (+1 V) . Then, through an inverter INV2, a negative pulse is generated. It is worth noting that INV2 output negative pulse length varies with the di c /dt duration Δt 4 , which represents the collector current fall time. Considering the t doff end point, only the first falling edge of negative pulse is useful to determine E p . In order to latch the first falling edge signal, the latch unit output signal (Q) is connected to the latch enable terminal (LE). As a result, the output low-voltage state can be latched and kept after the first falling edge signal, and this latched pulse represents t doff end point. Finally, a positive pulse is generated by INV3, and this pulse is in accordance with the induced voltage v Ee . Importantly, after the detection of the first falling edge signal, a reset signal is required to reset the latch unit for the next t doff detection.
As a result, by using an exclusive-or gate, a positive pulse related to the turn-off delay time can be extracted. In Fig. 17 , the key turn-off waveforms and extracted t doff pulse under double pulse test platform are depicted. The extracted t doff is around 2.94 µs, which is consistent with the test results plotted in Fig. 9(a) . In practice, the pulse length represents the turn-off delay time and can be applied to the look-up table.
B. Online T j Variation Estimation
In order to verify the effectiveness of the proposed d-TSEP method through inductance L eE for the online T j estimation, an H-bridge based high-power converter has been used to investigate the high-power IGBT modules rated at 1700 V/1000 A. The appearance of H-bridge converter is shown in Fig. 18 . Accordingly, the associated experimental parameters and the platform specifications are given in Table V . The IGBT Being the module under test used in wind power converters, the bus voltage V bus is controlled at around 1050 V level [43] . Hence, in this study, the bus voltage is fixed at 1050 V by means of a high voltage regulator. At the beginning of tests, a calibration for the given IGBT modules should be carried out on the platform. Then, the turn-off delay time t doff using induced v eE is selected as a d-TSEP candidate for the following on-line T j estimation. During the turn-off transition, a measurable voltage v eE on parasitic inductance L eE is induced by the variation of gate and collector current. According to the definition of turn-off delay time t doff , the temperature-dependent t doff can be extracted by the synchronous voltage spike on v eE . In terms of t doff -based TSEP, a mesh plot is built on the basis of calibration test and depicted in Fig. 19 . The experimental results are consistent with the theoretical analysis in [23] . By 
In T j estimation procedure, the instantaneous v eE is needed to be recorded along with the load current. In this work, the instantaneous v eE is recorded by means of oscilloscope (Tektronix MDO3034) and the related t doff is extracted in MATLAB. Then, the real-time T j variation can be calculated by (13) .
Before the test, IGBT modules are heated and maintained at 50°C to emulate the maximum ambient temperature and then the converter is run for 2 s. The collector voltage v ce of the lower IGBT in the inverter leg and the related output load current I L for the last two sinusoidal periods are demonstrated in Fig. 20(a) .The root-mean-square of load current I L is around 489 A. The turn-off peak collector voltage v ce is proportional to the load current. The maximum turn-off peak v ce reaches 1250 V due to the parasitic loop inductances. Correspondingly, the extracted t doff and the estimated T j variations are estimated by the mesh plot and depicted in Fig. 20(b) . The maximum T j reaches 120°C while the average junction temperature is around 100°C. The estimated T j variation is in the range of 79°C to 120°C (Δt j ≈ 41
• C). More importantly, the estimated T j variation is consistent with the output sinusoidal load current.
Additionally, the simulated junction temperature variation curve in PLECS environment is also plotted in Fig. 20(b) . With the aid of one-dimensional thermal model [43] , the relationship between the normal operation and junction temperature of inspected IGBT modules can be simulated. In this work, the thermal impedance parameters and conduction power losses are collected from the IGBT datasheet. Moreover, the practical switching power losses are measured by the calibration tests. According to the simulated T j variation, the simulation delta T j is around 39°C, which is in consistent with the results from t doff -based method. It is worth noting that there is temperature difference between estimation and simulation results after the peak T j . Besides, since there is no switching operation during the cooling stage, the practical IGBT T j variation cannot be obtained by mean of t doff -based method. Finally, the sensitivity and accuracy of TSEP-based methods will be carried out in the future work.
VII. CONCLUSION
This paper has presented an extraction approach of junction temperature for high-power IGBT modules. By means of the inherent stray inductance L eE , a family of d-TSEP candidates has been extracted and most of them have been proved to be profitably exploited for on-line junction temperature extraction. The advantage of proposed v eE -based extraction approach is that it is intrinsically noninvasive. Another relevant advantage is that measurements on the high-voltage side can be performed at the low-voltage side, which is beneficial both from the cost and simplicity standpoints. The proposed d-TSEP based methods can be applied to IGBT modules and diodes by means of look-up tables or linear functions. A high-power IGBT double pulse test platform has been built to verify the effectiveness of the proposed d-TSEP extraction methods. As a case-study, with the aid of an H-bridge high-power converter, the on-line T j variation has been extracted and estimated by the turn-off delay based d-TSEP method. Experimental results confirmed that the found d-TSEP based methods are very promising in noninvasive junction temperature estimation for IGBTs and diodes.
